

# V100 Datasheet Brief

Version: 1.0

2016-07-22

# **Declaration**

#### **Disclaimer**

Information given in this document is provided just as a reference or example for the purpose of using Actions' products, and cannot be treated as a part of any quotation or contract for sale.

Actions products may contain design defects or errors known as anomalies or errata which may cause the products' functions to deviate from published specifications. Designers must not rely on the instructions of Actions' products marked "Reserved" or "undefined". Actions reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

ACTIONS DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL EXPRESS OR IMPLIED WARRANTIES OF MERCHANTABILITY, ACCURACY, SECURITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT OF INTELLECTUAL PROPERTY AND THE LIKE TO THE INFORMATON OF THIS DOCUMENT AND ACTIONS PRODUCTS.

IN NO EVENT SHALL ACTIONS BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES WHATSOEVER, INCLUDING, WITHOUT LIMITATION FOR LOST OF DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND ARISING FROM USING THE INFORMATON OF THIS DOCUMENT AND ACTIONS PRODUCTS. REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF ACTIONS OR OTHERS; STRICT LIABILITY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER ACTIONS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES OR NOT.

Actions' products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of Actions and further testing and/or modification will be fully at the risk of the customer.

### Ways of obtaining information

Copies of this document and/or other Actions product literature, as well as the Terms and Conditions of Sale Agreement, may be obtained by visiting Actions' website at: <a href="http://www.actions-semi.com">http://www.actions-semi.com</a> or from an authorized Actions representative.

#### **Trademarks**

The word "Actions" and the logo are the trademarks of Actions Semiconductor Co., Ltd, and Actions (Zhuhai) Technology Co., Limited is authorized to use them. Word "炬芯" is the trademark of Actions (Zhuhai) Technology Co., Limited. Names and brands of other companies and their products that may from time to time descriptively appear in this document are the trademarks of their respective holders, no affiliation, authorization, or endorsement by such persons are claimed or implied except as may be expressly stated therein.

#### **Rights Reserved**

The provision of this document shall not be deemed to grant buyers any right in and to patent, copyright, trademark, trade secret, know how, and any other intellectual property of Actions or others.

#### Miscellaneous

Information contained or described herein relates only to the Actions products and as of the release date of this publication, abrogates and supersedes all previously published data and specifications relating to such products provided by Actions or by any other person purporting to distribute such information.

Actions reserves the rights to make changes to information described herein at any time without notice. Please contact your Actions sales representatives to obtain the latest information before placing your product order.

#### **Additional Support**

Additional product and company information can be obtained by visiting the Actions website at: <a href="http://www.actions-semi.com">http://www.actions-semi.com</a>



# **Revision History**

Date	Revision	Description
2016-07-22	1.0	First release

Copyright<sup>©</sup> 2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



# Introduction

#### **Overview**

V100 is a versatile high-performance, low-power and highly-integration SOC (system-on-a chip) tailored for 3D movie watching applications. It integrates MIPIS32 processor, together with the compact integrated video engine, display subsystem and audio engine deliever immersive 3D film experiences.

V100 supports up to 1080p video decoder. DDR2/DDR1 DRAM, SPI NOR, NAND Flash Controller with max 40-bit ECC and integrated RGB and LVDS LCD interface. Rich interfaces including USB 2.0, SDIO and other serial interfaces promote the system extension ablilities. V100 also integrated several regulators for power management which makes it the optimum choice for all-in-one entry level 3D movie display solutions with reasonable price.

## **CPU (Central Processing Unit)**

- High Speed MIPS32 processor
- Support DSP ASE instruction extension
- 8-stage pipeline
- Programmable Memory Management Unit
- 16KB I-Cache and 16KB D-cache

#### **CHIPID**

• Programmable for customer

#### Video Decoder

- Support H.264 baseline/main/high profile decoding, up to 1080p resolution
- Support MPEG-4 SP/ASP decoding, up to 1080p resolution
- Support VC-1 simple/main profile decoding, up to 720p resolution
- Support MPEG1/2 decoding, up to 1080p resolution
- Support JPEG Baseline up to 8176\*4080
- Support Rotation 90° & 270° fucntion
- Support Scale down function

#### **Display Subsystem**

#### Dispay Engine

- Four moveable layers
- graphic layers, 1 YUV/RGB scaler video layer)
- Scaler input layer size up to 1920\*1080
- Alpha blending and color space converting
- Dither function for 16 bit/18 bit interface LCD
- Gamma correction

Version 1.0 Page 1



- Support rotation and scale
- Video brightness, contrast and saturation adjustable

#### LCD/LVDS

- Support active (TFT) LCD panels with digital RGB/CPU input interface
- Support single channel LVDS interface LCD
- LCD controller with 24-bit RGB color resolution support
- Resolutions up to 1280\*800 or 800\*1280
- Programmable timing control for various panels

#### **Memory**

- Support boot from
  - > SPI NORFlash
  - NAND Flash

#### DDR

- 16-bit DDR2/DDR1 DRAM controller, up to 64MByte
- 2.5V (SSTL\_2 compatible) I/O for standard DDR1 device.
- 1.8V SSTL I/O for Standard DDR2

#### NAND Flash

- 8-bit NAND Flash controller with 40-bit ECC
- SLC, MLC NAND Flash supported
- Monitor the NAND flash Ready/Busy signal by HW support

#### SD/MMC/SDIO

- Support
  - ➤ SD/HCSD/SDXC
  - ➤ MiniSD
  - MicroSD
  - > MS
  - ➤ MMC/RSMMC/MMCPLUS card
- Support 1 bit, 4bit, bus mode
- Support SDIO function
- Clock max rate up to 52MHz
- Read /Write CRC Status Hardware auto checked
- Support Auto multi Block read/write mode
- Hardware timeout/delay function
- Integrated Clock Delay Chain Technique to Regulate Card Interface Timing
- Build-in pull up resistance for CMD/DAT lines

### **Audio Engine**

- Support MPEG 1/2/2.5 L1/L2/L3 decoding, 8~ 448K bps, CBR&VBR
- Support WMA decoding, up to 384Kbps, CBR&VBR
- Support AAC/OGG/APE decoding
- Support several formats Audio encoding
- Support I2S TX master mode, with sample rate of 8k/12k/11.025k/16k/22.05k/24k/32k/44.1k/48k/ 88.2k/96kHz
- Built-in stereo 20-bit DAC, SNR>98dB, SNR (A-Weighting)>99dB, THD+N<-86dB
- Built-in DAC supports sample rate of 8k/12k/11.025k/16k/22.05k/24k/32k/44.1k/48kHz
- Built-in ADC supports sample rate of 8k/12k/11.025k/16k/22.05k/24k/32k/44.1/48kHz
- The ADC SNR>85dB, SNR (A-Weighting)>87dB, THD+N<-80dB

Version 1.0 Page 2

Copyright<sup>©</sup> 2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



- Built-in stereo 20mW PA (Power Amplifier) for headphone.
- The anti-pop circuit for PA noise suppression

### **Highly-Integrated System peripherals**

#### USB 2.0

- USB 2.0 device and host controllers
- Complies with the USB2.0 Specification Revision 1.0a.
- UTMI+ level2 Transceiver Macrocell Interface.
- Supports point-to-point communication with one full-speed or high-speed device in Host mode (no HUB support).
- Supports full-speed or high-speed in peripheral mode.
- Supports bulk Isochronous and Interrupt transfer.

#### SPI

- One SPI support master mode and slave mode. The speed of master mode is up to 80Mbps, and the sleep of slave up to 20Mbps.
- Support dual I/O write and read mode while use as master.
- Support single data rate mode and double data rate (DDR mode) while use as master.
- Support two wire mode, only use SCLK and MOSI signal.
- Support IRQ and DMA mode to transmit data.

#### TWI

- One TWI supports master and slave modes
- Support standard mode (100kbps) and fast-speed mode (400kpbs)
- Hi-speed mode and 10-bit address mode not support
- Internal Pull-Up Resistor (2.7kOhm) optional

#### UART

- One UART supports 5-8 Data Bits and LSB first in Transmit and Receive
- 1-2 Stop Bits
- Even, Odd, or No Parity
- Capable of speeds up to 1.5Mbps connecting with Bluetooth and other peripherals
- Support IRQ and DMA mode to transmit data

#### • IR Receiver

- Support de-bounce function
- Support RC5\RC6\9012\NEC(8bit) protocol, compatible 36kHz, 38kHz and 40kHz carriers

### PWM

- 4 independent PWM signals from Hz to MHz
- PWM with 64-level duty adjustment
- PWM with high level or low level active
- Build-in pull-up or pull-down resistance in some functional pads

#### **Power and others**

- Integrated several LDOs for internal circuit
- Operating voltage: I/O 3.3V, Core 1.2V
- Low Power Consumption, less then 0.16mW/MHz of the CPU
- Dynamic system clock adjustment
- Support 6-channel 7-bit ADCs for system monitor and key matrix control

Copyright<sup>®</sup> 2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



# **Package**

LQFP128

# **Application Diagram**




Figure V100 Application Diagram

Copyright<sup>®</sup> 2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



Actions (Zhuhai) Technology Co., Limited

Address: No. 1 / C, Ke Ji Si Road, Hi-Tech Zone, Tangjia, Zhuhai

Tel: +86-756-3392353 Fax: +86-756-3392251 Post Code: 519085

http://www.actions-semi.com

Business Email: <a href="mp-sales@actions-semi.com">mp-sales@actions-semi.com</a>
Technical Service Email: <a href="mp-cs@actions-semi.com">mp-cs@actions-semi.com</a>

Version 1.0 Page 5